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Abstract
We report on the charge offset drift (time stability) in Si single elec-
tron devices (SEDs) defined with aluminum (Al) gates. The size of the
charge offset drift (0.15 e) is intermediate between that of Al/AlOx/Al
tunnel junctions (greater than 1 e) and Si SEDs defined with Si gates
(0.01 e). This range of values suggests that defects in the AlOx are
the main cause of the charge offset drift instability.
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Single-electron devices (SEDs) have been proposed for a variety of appli-
cations, including electrical metrology (standards of current and charge)[1],
ultra-sensitive sensors including charge electrometers[2], and as solid-state
qubits[3]. Si-based single electron devices are one of the leading candidates
for these applications, in part because of their general attractive attributes in-
cluding tunability[4], compatibility with present-day integrated circuits, and
because of their stability (lack of charge offset drift)[5]. Referring specifically
to their potential as spin qubits: The weak spin-orbit coupling and low den-
sity of nuclear spins in naturally occurring silicon means that it is ideally
suited as a host for spin qubits[6], with recent demonstrations of electron
spin qubits[7][8] and a high-fidelity nuclear spin qubit[9]. Furthermore, the
coherence time in bulk Si can be made very long when the nuclear spin bath
is effectively removed through the use of isotopically-enriched 28Si[10][11].
One of the important attributes for all of the applications mentioned
above is the time stability of the SEDs. This is a particular issue because
the inherent sensitivity to the motion of a single electron has both attrac-
tive and deleterious implications: it is attractive because SEDs provide the
world’s most sensitive charge electrometers; it is deleterious because their
gross behavior can be markedly changed by small subtle movements of nearby
charges. These devices are fabricated with thin-film lithography and process-
ing on the surfaces of substrates; thus, as opposed to bulk single-crystal Si,
in these devices there are numerous nearby defects which can possess a net
charge or dipole moment. In turn, these charges can modulate the electro-
static potential of the SED island, and thus lead to a random time instability.
This manifests itself as a time-dependent random phase offset φ[5] to the pe-
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riodic control curve (e.g., the inset to Figure 2), quantified as Q0(t)= φ/2pi
e, where e is the electron charge.
In addition to the effect on the prospects for integration, the potential
application of SEDs as qubits gives additional impetus to the importance
of assessing the time stability. It is generally believed that electron quan-
tum coherence is more ”fragile”, i.e., more prone to loss of information, than
classical storage, in part due to the effect of nearby defects that can have
random fluctuations of their charge or spin. Thus, similar to studies of prop-
erties such as electron mobility[12], elucidation of the charge offset drift Q0(t)
can give us additional information as to the suitability of particular materials
or device architectures with regard to optimizing fidelity and coherence in
qubit devices.
In previous work ([5] and references therein), we have shown that there is
a marked difference between Q0(t) in metal devices (based on Al/AlOx/Al
tunnel junctions) and Si-based devices containing only crystalline and poly-
crystalline Si and SiO2: the typical amplitude of Q0(t) is about 0.01 e in
the Si-based devices and greater than 1 e in the metal devices. Recently,
Si-based devices with Al gates have been shown to have excellent behavior
in a variety of applications[13] including spin qubit coherence[8]. The natu-
ral question thus arises, in the context of previous work on Q0(t): Does the
presence of Al gates affect the charge offset drift in Si devices? We aim to
answer that question in this paper.
Our fabrication (Figure 1a and sketch in Table left column) followed
closely previous work[14][15]. Starting from a high-resistivity (10 kΩ-cm n-
type) Si substrate, we generated by diffusion highly doped n+ source (S)
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and drain (D) ohmic contacts, and then grew a thermal gate oxide (18 nm of
SiO2) at 800
◦ C in O2 and dichloroethylene. We then fabricated a three-layer
gate stack: i) Al barrier gates B1 and B2 plus a AlOx isolation oxide, ii) Al
lead gates L1 and L2 and another AlOx isolation oxide, and then finally iii)
the Al plunger gate P. Lead gates L1 and L2 terminate slightly inside B1 and
B2; P fills the length between B1 and B2. Thus, in various locations (see Fig
1a), the stack can have one (e.g., far away from center), two (e.g., where P
lies over L1 to left of B1) or three (e.g., on top of B1) Al layers.
The gates were all formed by electron beam lithography and lift-off pat-
terning of thermally-evaporated aluminum. The isolation oxides were formed
in air at 150◦ C, resulting in about 4 nm of AlOx. Finally, we annealed in
forming gas (15 minutes, 400◦ C, 5% H2), followed by cleaving and wire bond-
ing for electrical contact. Figure 1b is a cross-sectional TEM micrograph of
the finished device directly underneath gate P (Al metal), showing among
other details the undeliberate formation of a thin interfacial layer of AlOx
between the SiO2 and the Al gate.
As depicted in the schematic circuit in Figure 1a, we applied a small
drain voltage to ohmic contact D, measured the current flowing through
ohmic contact S, used VL1 and VL2 to induce a conducting accumulation
layer between S and D at the Si/SiO2 interface, and generated tunneling
barriers by applying mildly negative (with respect to the threshold voltage)
voltages VB1 and VB2. The combination of these produced a quantum dot at
the center of the device, whose chemical potential we controlled with VP. We
applied voltages and measured the current using commercial voltage sources
and current amplifiers. All the measurements presented in this paper were
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performed at 2.2 K in vacuum in a cryocooled measurement system.
The inset to Figure 2 shows the standard Coulomb blockade oscillation
(CBO); the peak spacing is constant over a fairly large number of oscil-
lations, and shows an overall mild monotonic increase in current as in-
creasing VP lowers the height of the tunnel barriers, and thereby increases
the current. In order to measure the time stability Q0(t), we repeatedly
make measurements of the CBO, and for each measurement fit[5] ID(VP) =
A0 +A sin[2pi(VP/∆VP +Q0(t))] +BVP. Here, A0 is a current offset, A ≈ 0.1
nA, ∆VP ≈ 22 mV is the period, and B ≈ 0.4 pA/mV accounts for the mild
linear slope as seen in Figure 2 inset.
The uncertainty in the measurement, arising from the uncertainty of the
fit, is about ± 0.01 e; the sample-dependent fluctuation in Q0(t) occurs on
time scales of about 0.1 days and greater, and yields a total range in Q0(t) of
about ± 0.15 e. We measured identical behavior for two different nominally
identical devices using two different sets of measurement electronics and ramp
protocols, and also verified the accuracy of the measurement by demonstrat-
ing a much smaller drift of about ± 0.01 e in a Si/poly-Si device[16] with the
same measurement system and temperature.
To put this in context, in earlier work we noted that the typical amplitude[5]
of Q0(t) in metal SEDs (based on Al/AlOx/Al tunnel junctions) is greater
than 1 e, and in Si-based devices containing only crystalline and polycrys-
talline Si and SiO2 the amplitude is about 0.01 e. In this earlier work, we
demonstrated that the reason for this difference in the behavior of Q0(t) was
due to the instability of the AlOx as opposed to the SiO2. In particular, the
time-dependent fluctuators which give rise to Q0(t) exist in both insulators,
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but interactions between the fluctuators in the AlOx also give rise to a glassy
relaxation and thus to the time instability in Q0(t). In order to make sense
of the present results, we focus on oxide similarities and differences between
the CMOS-compatible[17] SEDs and the devices studied in this paper (see
Table 1).
From the Table we note the following correlations between amplitude of
Q0(t) and device characteristics:
Presence of AlOx (AlOx thickness) As discussed above.
Total thickness of oxide t Based on two data points (Si/SiO2/Al gates
versus Al/AlsubOx/Al), it appears that smaller total oxide thickness
is correlated with a larger amplitude of Q0(t). This is consistent with a
simple estimate for the change in charge displacement on the quantum
dot as a function of oxide thickness (see below).
Electric field strength in AlOx (AlOx E) The fact that the electric field
strength is smaller for the largest amplitude of Q0(t) indicates that the
applied voltage is not inducing the drift, and might in fact be inhibit-
ing it. This is consistent with a previous observation of instability as a
function of gate voltage in our devices[18].
Current through AlOx (AlOx ID) The devices with the largest ampli-
tude of Q0(t) are the only ones in which AlOx exists in the tunnel bar-
riers, and therefore in which the AlOx current ID 6= 0. This suggests
that, among other things, electromigration might be a contributing
factor to the charge offset drift (see below).
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In addition to the previous discussion of the instability of AlOx, we
also note a previous suggestion[19] that large charge offset fluctuations in
a Al/AlOx/Al SED were due to isolated Al grains. These grains were gen-
erated during deposition from thermal evaporation, and were identified by
scanning electron micrographs. The hypothesis is that such grains act as
sources/sinks of charge which randomly fill and empty on a variety of time
scales, depending on the tunneling resistance between the isolated grains.
Electromigration[20] is a well-known driving source of atomic motion in
microscale (e.g., integrated circuit metallization) and nanoscale (e.g., single
atom junctions) conductors. It is generally believed to arise from both electric
field-induced motion of the massive ions and from momentum transfer from
hot electrons. It has been previously observed[21] that a particularly high
level of charge offset drift in a Al/AlOx/Al SED appeared to be driven by
current through the junction. On the other hand, a compendium[5] of Q0(t)
results in Al/AlOx/Al SETs showed no correlation between ID and amplitude
of Q0(t). Thus, it appears plausible that in some cases the charge offset drift
in Al/AlOx/Al is due to electromigration, but certainly not in all cases.
A simple estimate[22] for the change in charge displacement ∆Q0 can be
derived as follows: For a bare charge of magnitude e moving a perpendicular
distance d in a parallel plate capacitor with insulator thickness t, ∆Q0 ≈ d/t
e; for typical values (d an interatomic distance, t a few nm), this leads to
∆Q0 ≈ 0.1 e. If we consider a charge dipole with change in perpendicular
dipole length ∆l, we obtain ∆Q0 ≈ ∆l/t e, which will yield a somewhat
smaller but similar magnitude. These estimates (valid for both gate and
barrier insulators) also indicate that the charge offset drift amplitude should
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scale inversely with insulator thickness.
In contrasting the influence of electric field versus oxide thickness, we
can point out that in previous work[23] in which the authors measured and
modelled the noise as a function of local position, the devices studied had
AlOx only in the tunnel junctions, and not between the gate and island. For
this reason, considering various insulators surrounding the dot, the electric
field strength E ∝ 1/t and thus was correlated with insulator thickness. In
our case, the addition of a vertically-located gate allowed us to discriminate
between the effects of applied voltage and insulator thickness.
We thus reach the following conclusions from our present work:
1. Al gates on top of SiO2 result in a thin interfacial layer of AlOx
[13]
(see Figure 1b), important because it is the only AlOx which is not
electrostatically screened by Al gates.
2. The amplitude of Q0(t) in devices containing AlOx and SiO2 is larger
than devices containing only SiO2. This is because of either: (i) inher-
ent glassiness of atomic/molecular motion in the AlOx, or (ii) separated
Al grains at the edges of the gates.
3. The fact that Q0(t) is smaller for Si/SiO2/Al devices (t = 20 nm) than
for Al/AlOx/Al) devices (t = 2 nm) is consistent with a very simple
model that predicts the dependence of Q0(t) amplitude upon distance;
this suggests that moving AlOx layers further away from device layers
may be very helpful in reducing Q0(t).
Finally, we can comment on the consequences of our work for future de-
vices. One important goal of single electron metrology[1] is that of a single
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electron current standard with large value, where one approach is to paral-
lelize a large number of devices. In such parallelized devices, the absence of
charge offset drift would be evidently important. For quantum information,
a significant candidate for solid-state qubits is spins in Si[6]. Silicon SEDs
with the same materials and device architecture as those studied here have
recently been used to read out the state of an electron spin qubit bound to a
nearby phosphorus (31P) donor[24]. Such SED-donor coupled systems have
been used in demonstrations of coherent control of both electron spin[8] and
nuclear spin[9] qubits. In the case of the electron spin and the ionised 31P
nuclear spin the coherence times appear to be determined by the dynam-
ics of the 29Si nuclear spin bath present in natural Si. For the neutral 31P
nuclear spin, however, the coherence time appears to be limited by an addi-
tional mechanism. In combination with the present work, since Q0(t) is the
manifestation of chemical potential fluctuations and since defect fluctuations
occur on a broad distribution of timescales, charge noise from the AlOx layers
surrounding the Al gates could well be one possibility. It thus appears that
by ameliorating or eliminating the effect of Al and AlOx in our devices, we
may be able to improve the coherence times in future experiments. Finally,
looking further in the future towards large-scale quantum processors, the use
of CMOS-compatible[17] device architectures would appear to be a sensible
approach to avoid the deleterious effects of charge noise.
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Figure 1: (a) Scanning electron micrograph of Al gate electrodes on Si/SiO2
substrate (30◦ tilt) and schematic measurement circuit. The solid pink (grey
on paper) squares labelled “S” and “D” indicate the heavily-doped n+ source
and drain regions, and the transparent pink rectangle schematically indicates
the conducting accumulation layer (generated by VL1 and VL2) in the Si at
the Si/SiO2 interface.
(b) Cross-sectional transmission electron micrograph taken in the middle of
the device in Figure 1a , showing both i) the general thin-film stack and
specifically ii) the thin AlOx layer underneath the aluminum gate.
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Figure 2: Inset: Coulomb blockade oscillations in the SET. The individual
oscillations correspond to adding one additional electron at a time to the
quantum dot, and the overall monotonic increase in the drain current reflects
the smooth reduction of the tunnel barriers due to the increase in VP. Main:
charge offset drift Q0(t) as a function of running time, showing a range of
about ± 0.15 e overall, during the course of this 13 day measurement. Each
individual data point was obtained by fitting a sinusoidal function with a
linear offset to the data as exemplified in the inset, for VP between 1.1 and
1.2 V. VD = 0.5 mV, VL1 = VL2 = 1.4 V, VB1 = 0.296 V, VB2 = 0.34 V,
T = 2.2 K.
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Si/SiO2/Al gates/AlOx Si/SiO2/poly‐Si gates Al/AlOx/Al
Present work JAP 104, 033710 (2008) JAP 104, 033710 (2008)
Q0 (t) amplitude (e) ± 0.15 ± 0.01 ± 1
thin‐film stack Si/SiO2/AlOx/Al/AlOx/Al Si/SiO2/poly‐Si/SiO2/poly‐Si Al/AlOx/Al tunnel junction
AlOx thickness (nm) 4 None 2
Total1 gate or barrier oxide t (nm) 20 20 – 40 2
AlOx E (V/cm) 106 None 105
AlOx ID (nA) None None 1
t t
t
Table 1: Comparison of important attributes relevant to charge offset drift
Q0(t) for three different classes of devices. In the sketches, “t” represents
the total gate or barrier oxide thickness; leftmost sketch represents a region
where there are two Al layers above the wafer (e.g., where P and L1 overlap
but not B1). (i) For the Si/Al gate devices, total t and electric field strength
E refer to the SiO2/AlOx between gate P and dot.
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